@Article{electronics10161952, AUTHOR = {Cirugeda-Roldán, Eva M. and Martínez-García, María Sofía and Sanchez, Alberto and de Castro, Angel}, TITLE = {Evaluation of the Different Numerical Formats for HIL Models of Power Converters after the Adoption of VHDL-2008 by Xilinx}, JOURNAL = {Electronics}, VOLUME = {10}, YEAR = {2021}, NUMBER = {16}, ARTICLE-NUMBER = {1952}, URL = {https://www.mdpi.com/2079-9292/10/16/1952}, ISSN = {2079-9292}, ABSTRACT = {Hardware in the loop is a widely used technique in power electronics, allowing to test and debug in real time (RT) at a low cost. In this context, field-programmable gate arrays (FPGAs) play an important role due to the high-speed requirements of RT simulations, in which area optimization is also crucial. Both characteristics, area and speed, are affected by the numerical formats (NFs) and their rounding modes. Regarding FPGAs, Xilinx is one of the largest manufacturers in the world, offering Vivado as its main design suite, but it was not until the release of Vivado 2020.2 that support for the IEEE NF libraries of VHDL-2008 was included. This work presents an exhaustive evaluation of the performance of Vivado 2020.2 in terms of area and speed using the native IEEE libraries of VHDL-2008 regarding NF. Results show that even though fixed-point NFs optimize area and speed, if a user prefers the use of floating-point NFs, with this new release, it can be synthesized—which could not be done in previous versions of Vivado. Although support for the native IEEE libraries of VHDL-2008 was included in Vivado 2020.2, it still lacks some issues regarding NF conversion during synthesis while support for simulation is not yet included.}, DOI = {10.3390/electronics10161952} }